

Contention-Aware Mapping and Scheduling Optimization for NoC-Based MPSoCs (Student Abstract)

Yupeng Zhou,¹ Rongjie Yan,^{2,*} Anyu Cai,³ Yige Yan,¹ Minghao Yin^{1,*}

¹School of Information Science and Technology, Northeast Normal University, China

²Institute of Software Chinese Academy of Sciences, China

³School of Computer and Information Technology, Beijing Jiaotong University, China
{zhouyp605, yanyg270, ymh}@nenu.edu.cn, yrj@ios.ac.cn, anyuca@outlook.com

Abstract

We consider spacial and temporal aspects of communication to avoid contention in Network-on-Chip (NoC) architectures. A constraint model is constructed such that the design concerns can be evaluated, and an efficient evolutionary algorithm with various heuristics is proposed to search for better solutions. Experimentations from random benchmarks demonstrate the efficiency of our method in multi-objective optimization and the effectiveness of our techniques in avoiding network contention.

Introduction

Network-on-Chip (NoC) has emerged as an alternative inter-connecting paradigm in the state-of-the-art multi-core architectures. An important issue in the NoC paradigm is how to map and schedule tasks of an application to processing elements (PEs), such that the total energy consumption is minimized, and system performance can be optimized (Sahu and Chattopadhyay 2013). Within this architecture, communication is the main concern in the optimization process. To reduce the cost, tightly coupled tasks will be closely allocated, which may increase the possibility of communication *contention* for frequent data transfer over same paths. The increase in contention may incur long latency from network congestion thus leading to high energy consumption and poor system performance (Yang et al. 2016; Chou and Marculescu 2008).

With contention awareness in the design of NoCs, performance and energy consumption optimization needs to consider how to map tasks of an application to available PEs and tiles (the basic building block which can accommodate one or more PEs), and how to schedule tasks on same PEs to avoid contention. However, path-based contention minimization may reduce the degree of parallel execution between various tasks (Chou and Marculescu 2008). Introducing additional latency to avoid overlapped communication in scheduling may degrade system performance. Therefore, reducing contention with less influence on performance

and energy requires wary mapping and scheduling strategies, which is a challenge for NoCs.

In this paper, we consider time-triggered static scheduling for NoC-based MPSoCs, where both mapping and scheduling cannot be modified at runtime. To optimize performance and energy consumption with the consideration of potential contentions in communication, we firstly construct formulations for mapping and scheduling constraints and objectives to be optimized. Meanwhile, we design three encodings for MILP, CP, SMT solving respectively. To deal with large-scale applications, we further integrate various heuristics and a problem-specific local search into a multi-objective evolutionary algorithm.

Constraint formulation for NoC-based design

We provide a flexible constraint formulation for NoC-based mapping and scheduling in the format of logical formulas, which can be translated to other forms such as constraint or mixed linear programming formulas for various solvers.

$$m_{ik} \rightarrow \neg(\bigvee_{k' \neq k} m_{ik'}), \quad \ell_{ik} \rightarrow \neg(\bigvee_{k' \neq k} \ell_{ik'}) \quad (1)$$

$$\left(\sum_{i=1}^{|T|} m_{ik}\right) \leq \omega_k \quad (2)$$

$$d_{ij} \wedge m_{ik} \wedge m_{jk'} \wedge (k \neq k') \rightarrow o_{ij}, \quad o_{ij} \rightarrow d_{ij} \quad (3)$$

$$(\gamma_{k_1 k_2 k_3 k_4} > 0) \wedge \ell_{ik_1} \wedge \ell_{jk_2} \wedge \ell_{lk_3} \wedge \ell_{rk_4} \wedge o_{ij} \wedge o_{lr} \rightarrow cf_{ijklr} \quad (4)$$

$$f_i^u = s_i^u + a_i / \left(\sum_{k=1}^{|P|} m_{ik} \cdot \rho_k\right) \quad (5)$$

$$\hat{f}_{ij}^u \geq \hat{s}_{ij}^u + o_{ij} \cdot (c_{ij} \cdot \tau \cdot D_{ij} / bw + \tau' \cdot (D_{ij} + 1)) \quad (6)$$

$$\bigvee_{j=1}^{|T|} d_{ji} \rightarrow \hat{f}_{ji}^u \leq s_i^u, \quad f_i^u \leq \hat{s}_{ij}^u \quad (7)$$

$$n_{ij} \rightarrow f_i^u \leq s_j^v, \text{ for } u \leq v \quad (8)$$

$$m_{ik} \wedge m_{jk} \rightarrow f_j^u \leq s_i^v, \text{ for } u < v \quad (9)$$

$$m_{ik} \wedge m_{jk} \rightarrow s_j^u \geq f_i^u \vee s_i^u \geq f_j^u \quad (10)$$

*Corresponding author

